# **TSMC 06/07: 12C**



#### Libraries

Name	Process	Form Factor
RGO_TSMC06_18V33_6FF_20F_I2C	6FF	Staggered Flip Chip
RGO_TSMC07_18V33_7FF_20C_I2C	7FF	Staggered Flip Chip

#### **Summary**

The I2C library provides open-drain bi-directional I/O cells designed for the  $\rm I^2C$  two-line interface. It is compliant with the  $\rm I^2C$ -bus specification – UMC10204  $\rm I^2C$ -bus specification and user manual, Rev.4 – 13 February 2012, NXP.

The design supports the Sm, Fm and Hs modes of operation at the  $I^2C$  bus operating voltage (VDDP) of either extended range 3.3V or standard 1.8V logic.

This library is offered at both 6nm and 7nm. It is available in a staggered flip chip implementation.

To utilize these cells in the pad ring, an additional library is required – 1.8V Support: Power. That library contains the power cells, the POC cell, and a rail splitter to isolate the I2C cells in their own power domain as recommended. It also contains an input-only buffer, isolated analog I/O, and a full complement of power cells along with corner and spacer cells to assemble a functional pad ring by abutment. The rail splitter allows multiple power domains to be isolated in the same pad ring while maintaining continuous VDD/VSS for robust ESD protection.

## **ESD Protection:**

- JEDEC compliant
  - o 2kV ESD Human Body Model (HBM)
  - o 500 V ESD Charge Device Model (CDM)

#### Latch-up Immunity:

- JEDEC compliant
  - Tested to I-Test criteria of  $\pm 100$ mA @ 125°C


#### **Cell Size & Form Factor**

- Staggered (pad-limited) 34.08μm x 213μm
- Flip chip implementation with CUP structure built in

## **Recommended Operating Conditions**

	-					
	Description		Min	Nom	Max	Units
$V_{VDD}$	Core supply volta	age	0.675	0.75	0.825	V
$V_{\text{DVDD}}$	I/O supply voltag	е	1.62	1.8	1.98	V
$V_{VDDP}$		.3V	2.70	3.3	3.63	V
	up to PAD 1.	.8V	1.62	1.8	1.98	V
TJ	Junction tempera	ature	-40	25	125	°C
$V_{PAD}$	Voltage at PAD		$V_{\text{DVSS}} - 0.3$	-	3.63	V

# 12P ON 003 1833V NC



#### I<sup>2</sup>C Bi-directional Driver Features

- Supported I<sup>2</sup>C operating modes:
  - Standard-mode (Sm) 100 Kbps data rate
  - o Fast mode (Fm) 400 Kbps data rate
  - High speed mode (Hs) 3.4 Mbps data rate
- Open drain operation only
- Built-in output slew rate control to meet I<sup>2</sup>C T<sub>of</sub> minimum of (20 x VDDP/5.5V) ns
- Output enable
- · Receiver enable
- ESD protection is accomplished with snapback devices
- Standard LVCMOS compatible inputs with Schmitt trigger (hysteresis) option
- Power-on sequencing independent design with Power-On Control
- DVDD = 1.62V to 1.98V
- Pad VDDP (power supply reference for Output)
  - $\circ$  2.7V to 3.63V extended range 3.3V
  - o 1.62V to 1.98V standard range 1.8V
- The circuit consumes no DC supply current in the static state

An open-drain design, this cell requires an external pull-up resistor to a high voltage power supply. The pull-up power supply (VDDP) can be 3.63V maximum, independent of the I/O cell power supply (DVDD). In a 1.8V I2C bus application, VDDP can track DVDD but it is not necessary. The sizing of the external resistor or appropriate pull-up network is application dependent.

#### **Characterization Corners**

Model [1]	LPE Type	VDD=0.75V	DVDD [2]	Temp
FF	Cbest_CCbest	+10%	+10%	-40°C
FF	Cbest_CCbest	+10%	+10%	0°C
FF	Cbest_CCbest	+10%	+10%	125°C
FFG	Ctypical	+10%	+10%	125°C
TT	Ctypical	nominal	nominal	25°C
TT	Ctypical	nominal	nominal	85°C
SS	Cworst_CCworst	-10%	-10%	-40°C
SS	Cworst_CCworst	-10%	-10%	0°C
SS	Cworst_CCworst	-10%	-10%	125°C

[1] Listed models are for 7FF. 6FF models are FFGNP / TT / SSGNP. [2] DVDD = 1.8V, 3.0V & 3.3V

# TSMC 06/07: 12C



# © 2011-2022 Aragio Solutions. All rights reserved.

Information in this document is subject to change without notice. Aragio Solutions may have patents, patent applications, trademarks, copyrights or other intellectual property rights covering subject matter in this document. Except as expressly provided in any written license agreement from Aragio, the furnishing of this document does not give you any license to the patents, trademarks, copyrights, or other intellectual property.

Published by:
Aragio Solutions
2201 K Avenue Section B Suite 200 Plano, TX 75074-5918 Phone: (972) 516-0999 (972) 516-0998 Fax: Web: http://www.aragio.com/

While every precaution has been taken in the preparation of this book, the publisher assumes no responsibility for errors or omissions, or for damages resulting from the use of the information contained herein.

Printed in the United States of America