

TSMC22: 3.3V Oscillators



Libraries

Name	Process	Form Factor
RGO_TSMC22_18V33_ULP_20C_OSC	ULP	Staggered CUP

Summary

The 3.3V Oscillators library provides oscillator macro cells designed to generate an asynchronous on-chip clock signal with an appropriate external oscillator crystal.

- 32 kHz Real Time Clock Oscillator
- 100 MHz programmable-wide-range oscillator

This library is available in a staggered CUP wire bond implementation with a flip chip option.

To design an operational I/O power domain with these cells, an additional library is required – 3.3V Support: Power. That library contains the CUP / flip chip cells for bonding, DVDD / DVSS power cells, and a full complement of support cells to assemble a functional pad ring by abutment. An included rail splitter allows multiple power domains to be isolated in the same pad ring while maintaining continuous VDD/VSS for robust ESD protection.

ESD Protection:

- JEDEC compliant
 - 2kV ESD Human Body Model (HBM)
 - 500V ESD Charge Device Model (CDM)

Latch-up Immunity:

- JEDEC compliant
 - Tested to I-Test criteria of $\pm 100\text{mA}$ @ 125°C

Cell Size & Form Factor


- Staggered (pad-limited)
 - 32kHz Osc – $200\mu\text{m} \times 165\mu\text{m}$
 - 100MHz Osc – $100\mu\text{m} \times 165\mu\text{m}$

Recommended Operating Conditions

Description	Min	Nom	Max	Units
V_{VDD} Core supply voltage	0.81	0.9	0.99	V
	1.62	1.8	1.98	V
V_{DVDD} I/O supply voltage	2.25	2.5	2.75	V
	2.97	3.3	3.63	V
T_{J} Junction temperature	-40	25	125	$^\circ\text{C}$
V_{PAD} Voltage at XI ^[1]	0	-	V_{VDD}	V

[1] XI can be driven by an external clock.
XO should never be driven or loaded by anything other than the crystal.


OSP_BI_032_33V



32 KHz RTC Oscillator Features

- Designed to use a 32.768 kHz external crystal
- Optimized for stability, minimum jitter & low power ($2.6\mu\text{W}$)
- Characterized with crystal loading capacitors ranging from 4 pF to 25 pF.
- Power-down mode
- Bypass mode
- Speed-up circuitry for fast startup
- Operates on core power only (VDD/VSS cells embedded)

OSP_BI_100_33V



100 MHz Programmable Oscillator Features

- Programmable drive strength – wide frequency range
- Low self-noise – optimized for stability and minimum jitter
- Frequency range – $\geq 1\text{ MHz}$ to 100 MHz
- Characterized with industry-standard crystals
- Power-down mode
- Forced bypass mode
- Operates on core power only (VDD/VSS cells embedded)

Characterization Corners

Nom VDD	Model	LPE	VDD	DVDD ^[1]	Temp
0.9V	FF	Cbest	+10%	+10%	-40 $^\circ\text{C}$
	FF	Cbest	+10%	+10%	0 $^\circ\text{C}$
	FF	Cbest	+10%	+10%	125 $^\circ\text{C}$
	FFG	Ctypical	+10%	+10%	125 $^\circ\text{C}$
	TT	Ctypical	nominal	nominal	25 $^\circ\text{C}$
	TT	Ctypical	nominal	nominal	85 $^\circ\text{C}$
	SS	Cworst	-10%	-10%	-40 $^\circ\text{C}$
	SS	Cworst	-10%	-10%	0 $^\circ\text{C}$
	SS	Cworst	-10%	-10%	125 $^\circ\text{C}$

[1] DVDD = 1.8V, 2.5V, 3.3V

© 2011-2022 Aragio Solutions. All rights reserved.

Information in this document is subject to change without notice. Aragio Solutions may have patents, patent applications, trademarks, copyrights or other intellectual property rights covering subject matter in this document. Except as expressly provided in any written license agreement from Aragio, the furnishing of this document does not give you any license to the patents, trademarks, copyrights, or other intellectual property.

Published by:

Aragio Solutions
2201 K Avenue
Section B Suite 200
Plano, TX 75074-5918
Phone: (972) 516-0999
Fax: (972) 516-0998
Web: <http://www.aragio.com/>

While every precaution has been taken in the preparation of this book, the publisher assumes no responsibility for errors or omissions, or for damages resulting from the use of the information contained herein. This document may be reproduced and distributed in whole, in any medium, physical or electronic, under the terms of a license or nondisclosure agreement with Aragio.

Printed in the United States of America